Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

VGA - horizantal sync pulse generation

hey, I am trying to generate horizantal sync pulse with FSM. I write the next verilog code: module horizantal_sync_pluse ( clock, //system clock reset, //system ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Hey Kaz,

--- Quote Start ---

I should add you to the list of My Gurus. So far only FvM and josyb managed to get there.

--- Quote End ---

You are too kind.

I just happened to see localparam used in some of the Altera Verilog :)

Cheers,

Dave