Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

VGA - horizantal sync pulse generation

hey, I am trying to generate horizantal sync pulse with FSM. I write the next verilog code: module horizantal_sync_pluse ( clock, //system clock reset, //system ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Thanks. it happens to me sometimes, skip on this or that word. very diffecult to find asuch mistake by myself.

Thanks again