Altera_ForumHonored Contributor15 years agoUsing the ALTLVDS_RX DDR in = DDR out? Hi, Can anyone tell me that by using ALTLVDS_RX core provided by Altera, and if i use deserialization factor of 6; if the input in DDR format, the output of this block will be in DDR format too...Show More
Recent DiscussionsRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10