USB Blaster Rev. B compatibly with Cyclone III Starter Board???

Adding a capacitor has a similar effect as increasing the series resistor, if ringing clock transitions are seen at the FPGA input (and probably counted as double pulses or causing timing violation in JTAG logic), the said measures may reduce the effect. If a Altera suggestion exists, I would give it priority.