Altera_ForumHonored Contributor15 years agoUrgent: Different timing analysis result for DMA Hello, I did a timing analysis for DMA to transfer 2MB of data. The first time i executed it, using DMA, the system improved by 88.75%. When I ran it for 2nd time, the performance became 48.5% only. ...Show More
Altera_ForumHonored Contributor15 years agoYeah, it is correct now. I did a mistake by adding some function in DMA part. Thanks!
Recent DiscussionsAgilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)To INTEL - Request for Compliance Data from your customerPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices