Altera_ForumHonored Contributor18 years agoUART-hyperterminal interface in verilog code Hello all, I am doing my final year BE project on altera's ESDK kit. I want to interface my PC with that kit via RS-232-Hyperteminal. I have write code for UART-RX in verilog,load tha...Show Moreuartrx.v9 KB
Recent DiscussionsB32A (1591) Package Mechanical DrawingJTAG Chain Broken on Agilex 7-I Dev KitCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configuration