Altera_ForumHonored Contributor19 years agoUART-hyperterminal interface in verilog code Hello all, I am doing my final year BE project on altera's ESDK kit. I want to interface my PC with that kit via RS-232-Hyperteminal. I have write code for UART-RX in verilog,load tha...Show Moreuartrx.v9 KB
Recent DiscussionsLooking for the Document ID 854068SolvedAbout floating voltage of the Agilex 3 power on resetSuggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAImplementation of lower data rate.