Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

type of identifier "clock" does not agree

Hi everyone, I have a problem due to the type of identifier "clock" as I declare as a bit type. Below is my short code: ----------------------------------------------------------------------...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

I'm not aware of a legal VHDL syntax with multiple port maps in a single component instantiation.