Altera_ForumHonored Contributor7 years agoTransceiver hello i want to do a transceiver using QUARTUS 17.1 but i couldn't merge TX and RX pin in the same Block
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information