Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

Transceiver

hello i want to do a transceiver using QUARTUS 17.1 but i couldn't merge TX and RX pin in the same Block
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

Hi,

It is a TCL Command.

check the below link

Check page 56:https://www.altera.com/en_us/pdfs/literature/hb/qts/qts_qii52001.pdf

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/manual/mnl_qsf_reference.pdf

http://quartushelp.altera.com/15.0/mergedprojects/tafs/tafs/tcl_pkg_project_ui_ver_1.0_cmd_set_instance_assignment.htm

Best Regards,

Anand Raj Shankar

(This message was posted on behalf of Intel Corporation)

Recent Discussions

  • niliev's avatar
    Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory
    20 hours ago
    niliev
  • Lieven13's avatar
    Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?
    2 days ago
    Lieven13
  • SYiwe's avatar
    System PLL of Agliex5 PCIE example design cannot be locked after configuration
    2 days ago
    SYiwe
  • Serge93's avatar
    JTAG Chain Broken on Agilex 7-I Dev Kit
    2 days ago
    Serge93
  • mario's avatar
    Request for Cyclone V Pinout File Information
    2 days ago
    mario
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo