timing simulation

bonjour I try for one day to do a simulation timing The project is only a count16 write in VHDL the RTL simulation is ok but in Gate Level Simulation every times are set to 0ps and waves are ...