Altera_ForumHonored Contributor14 years agoTiming constraints for output clock pin I'm constraining a synchronous interface to a USB chip, and I've got all the timing constraints in for the data and control lines. Timequest is still listing the output clock itself as unconstrained....Show More
Recent DiscussionsAgilex5 A5EB013BB23BE4S BSDLAvalon-ST configuration with Agilex 3 failsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configuration