Forum Discussion
Altera_Forum
Honored Contributor
15 years agoTime delay
Hello I want to create time delay using logic gates (not flip-flops) When I put carry gates, or any other gates, the time analyzer shows 0 delay Can anyone help I can...
Altera_Forum
Honored Contributor
15 years agoIm guessing the synthesisor removed your logic as it was seen as redundant. Have you used the keep attributes (outlined above) to stop it doing this?