Altera_ForumHonored Contributor13 years agoThe error when doing time simulation in Modelsim I try to do timing simulation in Modelsim for my design. In Quartus II, nativelink only supports RTL and GTL simulation. GTL simulation only use .vo or .vho files without .sdo files. Then I tr...Show More
Recent DiscussionsPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?