Altera_ForumHonored Contributor13 years agoThe error when doing time simulation in Modelsim I try to do timing simulation in Modelsim for my design. In Quartus II, nativelink only supports RTL and GTL simulation. GTL simulation only use .vo or .vho files without .sdo files. Then I tr...Show More
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts