Forum Discussion

Honored Contributor

14 years ago

system design using cyclone II

Hi, I am trying to implement a hardware system which uses current to compute distances. The incoming current is obtained from a sensor, and will be sampled and input into my FPGA. The ADC is 14...

Altera_Forum

Honored Contributor

14 years ago

another thing, the minimum input for PLL is 10MHz, does it mean that I cannot use a PLL anymore?

Forum Discussion

system design using cyclone II

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working