Sync Resets with Clock Enables

With AMD FPGAs, sync resets are recommended. Coding in HDL is straightforward because the sync reset input has priority over the clock enable. Intel FPGAs have a different priority. Async resets, ...