Forum Discussion
Steve89
New Contributor
New ContributorSync Resets with Clock Enables
With AMD FPGAs, sync resets are recommended. Coding in HDL is straightforward because the sync reset input has priority over the clock enable. Intel FPGAs have a different priority. Async resets, ...
sstrell
Super Contributor
Super ContributorAs mentioned, you don't need to use clock enable at all. Just assert synch reset and it resets with the clock edge.
