Forum Discussion
Steve89
New Contributor
New ContributorSync Resets with Clock Enables
With AMD FPGAs, sync resets are recommended. Coding in HDL is straightforward because the sync reset input has priority over the clock enable. Intel FPGAs have a different priority. Async resets, ...
_AK6DN_
Frequent Contributor
Frequent ContributorQuestion: why does your SYNC RESET with NO CLOCK ENABLE example NOT use the SCLR input on the DFF and instead uses a separate logic mux on the input?
CycloneIV device logic blocks look like this and your example does not use the CE or SR capability of the DFF itself. Why?
