Forum Discussion
Altera_Forum
Honored Contributor
14 years agoI do not know the building bricks of an Altera PLL.
Consider that the output clock is calculated on the primary input clock and not on the back-up clock. You may need also a PLL reconfiguration to keep the same output frequency having two different input frequencies.