Stratix V, HSSI transceiver I/O pins, is configuration required prior to JTAG testing

Solution ID: rd09132010_18 notes that for the ARRIA II GX,

"Prior to attempting to perform IEEE 1149.6 JTAG testing on transciever pins, you must first configure the device with a valid bitstream. JTAG boundary scan support for transceivers must use post-configuration BSDL files."

Does this configuration requirement apply to the Stratix V HSSI pins?