Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Stratix IV XAUI Transceiver Lanes

I have a question about using a Stratix IV MGT for XAUI going to a 10 GbE PHY chip. Basically, in order to simplify routing, the lanes between the FPGA and PHY are scrambled, not in an order of MSB t...