Altera_ForumHonored Contributor14 years agoStratix IV differential LVPECL Ibis model Hi i wanted to simulate a differential LVPECL output using ibis models. The models i've found only include LVPECL inputs, but the stratix 4 handbook says, that there are LVPECL outputs too: ...Show More
Altera_ForumHonored Contributor14 years agoright, you'll need to use a high speed transceiver with PCML 1.4V or 1.5V
Recent DiscussionsLooking for the Document ID 854068SolvedAbout floating voltage of the Agilex 3 power on resetSuggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAImplementation of lower data rate.