Altera_ForumHonored Contributor14 years agoStratix IV differential LVPECL Ibis model Hi i wanted to simulate a differential LVPECL output using ibis models. The models i've found only include LVPECL inputs, but the stratix 4 handbook says, that there are LVPECL outputs too: ...Show More
Altera_ForumHonored Contributor14 years agonot sure i follow, doesn't the last sentence say there aren't LVPECL outputs?
Recent DiscussionsCan you Validate MAX10 Date and Lot Code?HDMI example design errors with Agilex 7MAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0carry chain tdc