Stratix 2 PLL does not like input clock on/off switching?

Hi, I've had problems here with a Stratix 2 design that receives an 50 MHz input clock from a remote chip. There are scenarios where this clock is switched off and on again with some 100 ms to...