Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Startup Delay

Hi everyone, I am using Altera MAX 10 CPLD in my design. I would like to know what is the startup delay associated with the device (the time elapsed between power on and the device starts worki...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Hi,

the start-up time depends on the following factors:

  • how fast your power supply ramps up

  • the POR scheme (instant, fast, slow)

  • the device size

The power supply ramp-up time must be within certain limits (see section "Configuration Details" of the device handbook). The POR scheme can be selected (see section "Initialization Configuration Bits"). Finally, the configuration time depends on the device size (see section "Umcompressed Raw Binary File" of the datasheet).

So in a nutshell, the time between your DC rail reaches its full level and the MAX 10 FPGA enters user mode can be in the range 3..209 ms.

Best regards,

GooGooCluster