Altera_ForumHonored Contributor16 years agoSRAM verification error afte change LVDS pins I use a SGDMA to stream a Frambuffer from SRAM to Display via LVDS when e put a second LVDS Display to the same pins, i got a SRAM verification error during softwaretransfer from NIOS ID...Show More
Altera_ForumHonored Contributor16 years agoIt may be a signal integrity problem. If the design was changed, also a timing issue.
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information