speed of fpga

It depends entirely on your design. When you compile something in Quartus it will give you the maximum frequency a given compiled design can run at. Adding pipeline stages to an existing design can help increase its maximum frequency, at the cost of a higher latency. Speed is highly correlated to clock frequency, but it also depends on what you call speed. Optimising the design can be more important for speed than the actual clock frequency.