Altera_ForumHonored Contributor14 years agoSOPC based PCIe design issue Hi I was building an SOPC based design with PCIe as a component. I instantiated the design and enabled the required clocks. After downloading the design, when i restart the computer, the comput...Show More
Altera_ForumHonored Contributor14 years agoSorry, it seems like gen2x1 is available after the new release of Quartus.
Recent DiscussionsPart Status requestAgilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation DiscrepancyVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerIBIS models GTS banks agilex 5E