SDe_JOccasional Contributor7 years agoSignaltap problem with Stratix 10 Production Kit I have created a very simple project in Quartus 18.0 for a stratix 10 development kit. The project uses a 100MHz clock to drive a counter, which counts from 0 to 99. I have added a signaltap instance...Show More
SreekumarR_G_IntelFrequent Contributor6 years agoCan you kindly paste the error message again here ?Thank you, Regards,Sree
Recent DiscussionsSDRAM ( Single Data Rate ) refresh verilogLVDS Compatibility with GTS Refclk (CML / HCSL)GTS Transceiver PLL UsageHPS DDR InterfaceSDM Monitoring & Thermal Behavior