SDe_JOccasional Contributor7 years agoSignaltap problem with Stratix 10 Production Kit I have created a very simple project in Quartus 18.0 for a stratix 10 development kit. The project uses a 100MHz clock to drive a counter, which counts from 0 to 99. I have added a signaltap instance...Show More
SDe_JOccasional Contributor7 years agoYes, deleting the qdb folder and recompilling produces the same results.
Recent DiscussionsFA request A1822 5840 PCIE INC0039191FPGA issue on electronic boardCyclone V HPS I2C1 issue: no activity on busClarification on Arria 10 Design Security FeaturesSolvedAgilex 5 A5ED043AB23AI2V with pcie and usb 3.1 design issue