Altera_ForumHonored Contributor9 years agosignaltap - show as a vector and not as bits When I look for a signal vector (VHDL) the Signaltap finds me the signal as 31 different bits, so I have to add each bits, then group them together, etc. Not so comfortable. Is there a way I can s...Show More
Altera_ForumHonored Contributor9 years ago --- Quote Start --- They should be accessible as pre-synthesis signals. --- Quote End --- Great, thanks!
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew