Altera_ForumHonored Contributor14 years agoSignalTab sometimes not working on Stratix III Hello. We've got problems with SignalTab II on Stratix III. Sometimes, after some compilation SignalTab stop working. When I run acquiring (Single Run or Autorun) it shows message "Acquiring pre...Show More
Altera_ForumHonored Contributor14 years agoWe are using ALT_PLL output - 400 MHz, which is made from input clock 10 MHz.
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts