Altera_ForumHonored Contributor15 years agoSignalTab sometimes not working on Stratix III Hello. We've got problems with SignalTab II on Stratix III. Sometimes, after some compilation SignalTab stop working. When I run acquiring (Single Run or Autorun) it shows message "Acquiring pre...Show More
Altera_ForumHonored Contributor15 years agoWe are using ALT_PLL output - 400 MHz, which is made from input clock 10 MHz.
Recent DiscussionsAbout floating voltage of the Agilex 3 power on resetLooking for the Document ID 854068Suggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAImplementation of lower data rate.