Altera_ForumHonored Contributor13 years agosignal tap logic analyser problem!!! (STP) Hi, anyone know is there any known issue in 12.1 and 12.1sp1 QII signal tap logic analyser? 1) First, when i click run analysis / autorun analysis, the signal tap keep remaining in "waitin...Show More
Recent DiscussionsArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerMax10 FPGA Programming with .pof fileAgilex 5 RSU, application image addition failsSolvedMAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationAgilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy