Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

signal tap console output

Dear All, i'd like to use signal tap analyser to grab the internal data from the FPGA and use them for further processing (2ksamples of 14bit adc data to produce average, standard deviation and FF...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Hi

Someone can help me ,i compile my design and choose few signal to SignalTap and select all with trigger enable.

When i want to see the ST with trigger only on one of them i need to recompile the project .What i can do ?