Forum Discussion
Altera_Forum
Honored Contributor
14 years agoHi kaz,
This won't synthesize... As a further precaution, I am re-timing both incoming data streams to 2x clk, when the 'enable' is high. This allows me to avoid sampling data on clk1x, while it is about to change.