Forum Discussion

Honored Contributor

14 years ago

Setup Hold times for Cyclone IV Flops

Hi All, I have looked in Cyclone IV Handbook and did not find T'su or T'hold for the flops. Is this info available somewhere? Can I safely assume t'hold to be zero? I am also trying to ...

Altera_Forum

Honored Contributor

14 years ago

Ref: that 2.5ns is how fast the clock tree can toggle and is independent of the ffs.

So clock tree is much slower than Tsu, cos it has the added burden of ensuring low skew between the farthest corners of the chip?

Forum Discussion

Setup Hold times for Cyclone IV Flops

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Agilex5 A5EB013BB23BE4S BSDL

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration