Altera_ForumHonored Contributor17 years agosampled signal on falling or risins edge? Hello, I have a beginner question. With the code below The signal in_width_pulse_n is wide of one period (clk_speed) My question is on signal old1_width_pulse_n I must be sampled it ...Show More
Recent DiscussionsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not workingJTAG Chain Broken on Agilex 7-I Dev Kit