Altera_ForumHonored Contributor14 years agoregarding verbosity_package.sv errors in this thread, i see someone else has hit this same problem: www altera com/forum/showpost.php?p=122019&postcount=10 i can't post that as a link since i only have 1 post... the resp...Show More
Altera_ForumHonored Contributor14 years ago --- Quote Start --- might take me a couple days at the rate things are going. --- Quote End --- Ok, I'll keep an eye out for it. Cheers, Dave
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply DevicesSolvedAvalon-ST configuration with Agilex 3 failsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredMAX10 DDR3 Timing