Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Reg: Max5 CPLD 5M160ZE64 clk/gpio pins ...

hi, i had a question regarding the max5 5m160z cpld. i need to provide 4 or 5 clocks into my design. the max5 cpld databook says there are only 4 dedicated global clk pins (which can also ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

hi,

thanks for your reply.

i did look at the max5 cpld datasheet and the input clock rates for standard IOs is something like -

IO standard family speed

3.3V LVTTL 5M160Z (C4, C5, I5) 304MHz

since i am most interested in the 5M160ZE64A5 family, which is not mentioned in the datasheet, is there any information about this particular family's IOs and where could I find it?

thanks,

z.