ram not working correctly

hi .. the fpga and vhdl master ... I want to ask about the ram ... I have a little problem in the call data that are saved on ram ... when I try to testbench or i simulate in single block o...