Altera_ForumHonored Contributor14 years agoRadix adjustment Hi, is there a possiblity to give a fix radix representation to e.g. std_logic_vector like HEX for the simulation output in the testbench? Mel
Recent DiscussionsMAX10 Bitstreams AuthenticationArria 10 GX RX max intra-differential pair skewCyclone 10 GX development board collateralsAgilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?AGRW027R28A2I2V Thermal Model