Question on implementation of a SERDES CycloneIII LVDS Interface

Note that the dedicated PLL outputs are terrible for source-synchronous interfaces. They're lower jitter because they go directly off chip without getting onto a global, but they are not even closely aligned to the data outputs. So using a regular I/O for the clock is the correct thing to do.