question of the FPGA state after different configuration process?

Is there any difference of the FPGA state between the power-up configuration and the reconfiguration after successful configuration ? Thank you!