Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Question about warning in Quartus II

I have done FPGA and CPLD design before, but i have never seen this error and am not sure if it is something i need to worry about or if it is a setting i need to change...im sure someone can tell me...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

many thanks

i cant seem to remove the pin assignment, but i will know the warning is meaningless.

:)

--- Quote End ---

You can always just delete the assignments from the QSF file using any test editor.