Altera_ForumHonored Contributor14 years agoQuestion about tco and th in CycloneII Hello,everyone!I have a question about Register's Tco and Th in CycloneII device. Now see my picture below. 'Clk_sys' is system clock ,120Mhz . 'Clk_sys' is devided by PLL ,and gene...Show More
Recent DiscussionsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skewMAX10 Bitstreams Authentication