Forum Discussion
2 Replies
- Altera_Forum
Honored Contributor
According to VHDL standard, integer range should include -2147483647 to +2147483647 (32bit signed).
Anyway, the actual range is implementation dependent and can be 64bit. - Altera_Forum
Honored Contributor
It's 32 bit signed in Quartus.