Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Query for unused IO pins termination

Hi, I am trying to design a development board with EP3c25U256C8N - a cyclone iii FPGA. I have some confusion regarding how to treat the various unused pins in the design of FPGA chip. I have ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

A simple scheme is to select the input with weak pull-up option for unused pins in the device configuration. It's the default unused pin configuration with recent Quartus versions. This leaves only clk pins, that have to weak pull-up, unterminated. They should be strapped to ground.