Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

Quartus13.1 Fatal Error, when generate .sof

Hi, I compile the project, the quartus shows it already pass synthesis and fitter successfully, the error shows when generate programming files, error message is show as follow: the quartus...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

this project is:

1. transmit 8 channels lvds signals (200M) out to daugther board, use ALTLVDS_TX ipcore;

2. receive 8 channels lvds signals (200M) in from daugther board, use oversampling logic;

3. collecting 8 channels data and transmit to PC by cameralink;

4. other modules all some data processing;

is this enough?