Forum Discussion

Honored Contributor

12 years ago

Quartus SoC Compiler Warnings

When an SoC design generated by Qsys is compiled in quartus there are a bunch of warnings generated. In the training classes they always tell us to ignore these warnings. In general, I like to know t...

Altera_Forum

Honored Contributor

12 years ago

I edit the .qsf all the time. I usually close the project in quartus, before I edit the .qsf. This is a little quicker than totally shutting down quartus.

Forum Discussion

Quartus SoC Compiler Warnings

Recent Discussions

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)

Timing Slacks inside Altera IP

Part Status request

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy