Altera_ForumHonored Contributor12 years agoQuartus SoC Compiler Warnings When an SoC design generated by Qsys is compiled in quartus there are a bunch of warnings generated. In the training classes they always tell us to ignore these warnings. In general, I like to know t...Show More
Recent DiscussionsVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)Timing Slacks inside Altera IPPart Status requestAgilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy