puzzled by the chapter of "LVDS Interface with the Use External PLL Option Enabled"

I am reading stx4_siv51008.pdf. I am puzzled by the chapter of "LVDS Interface with the Use External PLL Option Enabled". they discussed 3 signal "Serial clock ,Load enable , Parallel clock" whi...