Altera_ForumHonored Contributor14 years agoprogress stop at 48% in JTAG mode hi: I use a custom board which designed by myself,now I have some questions : 1: I have detected the FPGA chip on board, but when I started to download .sof file to the FPGA chip ,in program...Show Moremultiple-attachments.zip12 KB
Altera_ForumHonored Contributor14 years agohi: I have solved the problem , After put nCE downto GND, the .sof file can be download OK.
Recent Discussions5AGXFB7K4F40C5GCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsQuartus and power domainMCD of AGFA006R16A2E3EPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices